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Abstract
This paper gives tight logarithmic lower bounds on the solo step complexity of leader election in an
asynchronous shared-memory model with single-writer multi-reader (SWMR) registers, for both
deterministic and randomized obstruction-free algorithms. The approach extends to lower bounds
for deterministic and randomized obstruction-free algorithms using multi-writer registers under
bounded write concurrency, showing a trade-off between the solo step complexity of a leader election
algorithm, and the worst-case number of stalls incurred by a processor in an execution.
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1 Introduction
Leader election is a classic distributed coordination problem, in which a set of n processors
must cooperate to decide on the choice of a single “leader” processor. Each processor must
output either a win or lose decision, with the property that, in any execution, a single
processor may return win, while all other processors have to return lose. Moreover, any
processor returns win in solo executions, in which it does not observe any other processor.
Due to its fundamental nature, the time and space complexity of variants of this problem
in the classic asynchronous shared-memory model has been the subject of significant research
interest. Leader election and its linearizable variant called test-and-set are weaker than
consensus, as processors can decide without knowing the leader’s identifier. Test-and-set
differs from leader election in that no processor may return lose before the eventual winner has
joined the computation, and has consensus number two. It therefore cannot be implemented
deterministically wait-free [19]. Tromp and Vitányi gave the first randomized algorithm for
two-processor leader election [29], and Afek, Gafni, Tromp and Vitányi [1] generalized this
approach to n processors, using the tournament tree idea of Peterson and Fischer [27].
Their algorithm builds a complete binary tree with n leaves; each processor starts at
a leaf, and proceeds to compete in two-processor leader-election objects located at nodes,
returning lose whenever it loses at such an object. The winner at the root returns win. Since
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each two-processor object can be resolved in expected constant time, their algorithm has
expected step complexity O(log n) against an adaptive adversary. Moreover, their algorithm
only uses single-reader multiple-writer (SWMR) registers: throughout any execution, any
register may only be written by a single processor, although it may be read by any processor.
Follow-up work on time upper bounds has extended these results to the adaptive setting,
showing logarithmic expected step complexity in the number of participating processors
k [4, 16]. Further, Giakkoupis and Woelfel [16] showed that, if the adversary is oblivious to the
randomness used by the algorithm, O(log⋆ k) step complexity is achievable, improving upon
a previous sub-logarithmic upper bound by Alistarh and Aspnes [2]. Another related line of
work has focused on the space complexity of this problem, which is now resolved. Specifically,
it is known that Ω(log n) distinct registers are necessary [28, 16], and a breakthrough result
by Giakkoupis, Helmi, Higham, and Woelfel [15] provided the first asymptotically matching
upper bound of O(log n), improving upon an O(
√
n) algorithm by the same authors [14].
The clear gap in the complexity landscape for this problem concerns time complexity lower
bounds. Specifically, in the standard case of an adaptive adversary, the best known upper
bound is the venerable tournament-tree algorithm we described above [1], which has O(log n)
expected time complexity and uses SWMR registers. It is not known whether one can perform
leader election in classic asynchronous shared-memory faster than a tournament.1 Due to
the simplicity of the problem, none of the classic lower bound approaches, e.g. [23, 24, 22],
apply, and resolving the time complexity of shared-memory leader election is known to be
a challenging open problem [2, 16]. Moreover, given that the step complexities of shared-
memory consensus [8] and renaming [3] have been resolved, leader election remains one of
the last basic objects for which no tight complexity bounds are known.
We show tight logarithmic lower bounds on the step complexity of leader election in
asynchronous shared-memory with SWMR registers. Our motivating result is a natural
potential argument showing that any deterministic obstruction-free algorithm for leader
election – in which processors must return if they execute enough solo steps – must have
worst-case step complexity Ω(log n) in solo executions, that is, even if processors execute in
the absence of concurrency, as long as registers are SWMR.
Our main contribution is a new and non-trivial technique showing that a similar statement
holds for randomized algorithms: in the same model, any obstruction-free algorithm for leader
election has worst-case expected cost Ω(log n). In this case as well, the lower bound holds in
terms of expected step complexity in solo executions. The lower bound technique is based
on characterizing the expected length of solo executions by analyzing the number of reads
and writes over distinct registers required by a correct algorithm.
These are the first non-trivial lower bounds on the time complexity of classic shared-
memory leader election, although they assume restrictions on the algorithms. They are both
matched asymptotically by the tournament-tree approach, as the algorithm of [1] can be
modified to be deterministic obstruction-free, by using two-processor obstruction-free leader
election objects. This essentially shows that the tournament strategy is optimal for SWMR
registers. The results will also apply to the case where algorithms may employ stronger
two-processor read-modify-write primitives, such as two-processor test-and-set operations
instead of reads and exclusive writes. Interestingly, the result holds for a weak version of
leader election, in which all processors may return lose if they are in a contended execution.
1 Sub-logarithmic step complexity is achievable in other models, e.g. distributed and cache-coherent
shared-memory [17] or message-passing [5].
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The main limitation of the approach concerns the SWMR restriction on the registers
used by the algorithm. We investigate relaxations of this, and show that, for deterministic
algorithms, if κ is the maximum number of processors which might be poised to write to a
register in any given execution, then any algorithm will have worst-case solo step complexity
Ω((log n)/κ). Conversely, assuming κ is super-constant with respect to n, any algorithm with
O((log n)/κ) solo step complexity will have an execution in which Ω(κ) distinct processors are
poised to write concurrently to the same register. Since this latter quantity is an asymptotic
lower bound on the worst-case stall complexity at a processor [13],2 this yields a logarithmic
trade-off between the worst-case slow-down due to steps in a solo execution, and the worst-
case slow-down at a processor due to high register contention, measured in stalls, for any
deterministic algorithm.
We generalize this argument to the randomized case as well, to show that, for κ ≥ 2, any
algorithm ensuring that at most κ − 1 worst-case stalls at a processor must have expected
step complexity Ω((log n)/κ2). In practical terms, our results show that any gain made due
to decreased steps on the solo fast-path is paid for by an increase in the worst-case stall
complexity at a processor incurred by any obstruction-free leader election algorithm.
Additional Related Work. The previous section already covered known time and space
complexity results for the classic leader election problem in the standard asynchronous
shared-memory model. This fundamental problem has also been considered in under related
models and complexity metrics. Specifically, Golab, Hendler and Woelfel [17] have shown
that leader election can be solved using constant remote memory references (RMRs) in the
cache-coherent (CC) and distributed shared-memory (DSM) models. Their result circumvents
our lower bounds due to differences in the model and in the complexity metrics. In the
same model, Eghbali and Woelfel [12] have shown that abortable leader election requires
Ω(log n/ log log n) time in the worst case. The abortability constraint imposes stronger
semantics, and they consider a different notion of complexity cost, but multi-writer registers.
In addition, our results are also related to early work by Anderson and Yang [30], who
assume bounds on the write contention at each register, and prove Ω(log n) lower bounds
for a weak version of mutual exclusion, assuming bounded write contention per register.
Upon careful consideration, one can obtain that their approach can be used to prove a
similar logarithmic lower bound for obstruction-free leader election in the read-write model
with contention constraints. However, we emphasize that their argument works only for
deterministic algorithms.
Specifically, relative to this paper, our contribution is the randomized lower bound. The
argument of Anderson and Yang [30] does not generalize to randomized algorithms, for
the same reason that the simple deterministic argument we provide as motivation does not
generalize in the randomized case. Even focusing on the deterministic case, our approach
is slightly different than the one of Anderson and Kim: we use covering plus a potential
argument, while they use a different covering argument based on eliminating contending
processors by leveraging Turan’s theorem. However, their approach can provide a better
dependency on contention in the bound: Ω(log n/ log κ) versus Ω(log n/κ) in our case.
We note that similar trade-offs between contention and step complexity have been studied
by Dwork, Herlihy and Waarts [11], and by Hendler and Shavit [18], although in the context
of different objects, and for slightly different notions of cost. We believe this paper is the
first to approach such questions for randomized algorithms, and for leader election.
2 If κ ≥ 2 processors are poised to write concurrently to a register, then the last processor to write will
incur κ − 1 stalls.
DISC 2021
4:4 Lower Bounds for Shared-Memory Leader Election
From the technical perspective, the simple deterministic argument we propose can be
viewed as a covering argument [23, 10, 9, 24, 7], customized for the leader-election problem,
and leveraging the SWMR property. The new observation is the potential argument showing
that some processor must incur Ω(log n) distinct steps in a solo execution. To our knowledge,
the lower bound approach for randomized algorithms is new. The generalized argument for
bounded concurrent-write contention implies bounds in terms of the stall metric of Ellen,
Hendler and Shavit [13], which has also been employed by other work on lower bounds,
e.g. [7]. These prior approaches do not apply to leader election.
2 Model, Preliminaries, and Problem Statement
We assume the asynchronous shared-memory model, in which n processors may participate
in an execution, t < n of which may fail by crashing. Processors are equipped with unique
identifiers, which they may use during the computation. For simplicity, we will directly use
the corresponding indices, e.g. i, j, to identify processors in the following, and denote the
set of all processors by P. Unless otherwise stated, we assume that processors communicate
via atomic read and write operations applied to a finite set of registers. The scheduling
of processor steps is controlled by a strong (adaptive) adversary, which can observe the
structure of the algorithm and the full state of processors, including their random coin flips,
before deciding on the scheduling.
As stated, our approach assumes that the number of processors which may be poised to
write to any register during the execution is deterministically bounded. Specifically, for an
integer parameter κ ≥ 1, we assume algorithms ensure κ-concurrent write contention: in any
execution of the algorithm, at most κ processors may be concurrently poised to write to any
given register. We note that, equivalently, we could assume that the worst-case write-stall
complexity of the algorithms is κ − 1, as having κ processors concurrently poised to write to
a given register necessarily implies that the “last” processor scheduled to write incurs κ − 1
stalls, one for each of the other writes.
Notice that this assumption implies a (possibly random) mapping between each register
and the set of processors which write to it in every execution. For κ = 1, we obtain a
variant of the SWMR model, in which a single processor may write to a given register in
an execution. Specifically, we emphasize that we allow this mapping between registers and
writers to change between executions: different processors may write to the same register,
but in different executions. This is a generalization of the classic SWMR property, which
usually assumes that the processor-to-registers mapping is fixed across all executions.
Without loss of generality, we will assume that algorithms follow a fixed pattern, consisting
of repetitions of the following sequence: 1) a shared read operation, possibly followed by local
computation, including random coin flips, and 2) a shared write operation, again possibly
followed by local computation and coin flips. Note that any algorithm can be re-written
following this pattern, without changing its asymptotic step complexity: if necessary, one
can insert dummy read and write operations to dedicated NULL registers.
We measure complexity in terms of processor steps: each shared-memory operation is
counted as a step. Total step complexity will count the total number of processor steps in an
execution, while individual step complexity, which is our focus, is the number of steps that
any single processor may perform during any execution.
We now introduce some basics regarding terminology and notation for the analysis,
following the approach of Attiya and Ellen [9]. We view the algorithm as specifying the set of
possible states for each processor. At any point in time, for any processor, there exists a single
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next step that the processor is poised to take, which may be either a shared-memory read or
write step. Following the step, the processor changes state, based on its previous state, the
response received from the shared step (e.g., the results of a read), and its local computation
or coin flips. Deterministic protocols have the property that the processor state following a
step is exclusively determined by the previous state and the result of the shared step, e.g.
the value read. Randomized protocols have the property that the processor has multiple
possible next steps, based on the results of local coin flips following the shared-memory step.
Each of these possible next steps has a certain non-zero probability. As standard, we assume
that the randomness provided to the algorithm is finite-precision, and so, the number of
possible next steps at each point is countable.3
A configuration C of the algorithm is completely determined by the state of each processor,
and by the contents of each register. We assume that initially all registers have some pre-
determined value, and thus the initial configuration is only determined by the input state
(or value) of each processor. Two configurations C and C ′ are said to be indistinguishable to
processor p if p has the same state in C and C ′, and all registers have the same contents in
both configurations.
A processor p is said to be poised to perform step e, which could be a read or a write, in
configuration C if e is the next step that p will perform given C. Given a valid configuration
C and a valid next step e by p, we denote the configuration after e is performed by p as Ce.
An execution E is simply a sequence of such valid steps by processors, starting at the initial
configuration. Thus, a configuration is reachable if there exists an execution E resulting in
C. In the following, we will pay particular attention to solo processor executions, that is,
executions E in which only a single processor p takes steps.
Our progress requirement for algorithms will be obstruction-freedom [20], also known as
solo-termination [23]. Specifically, an algorithm satisfies this condition if, from any reachable
configuration C, any processor p must eventually return a decision in every p-solo extension
of C, i.e. in every extension Cαp such that αp only consists of steps by p.
In the following, we will prove lower bounds for the following simplified variant of the
leader election problem.
▶ Definition 1 (Weak Leader Election). In the Weak Leader Election problem, each particip-
ating processor starts with its own identifier as input, and must return either win or lose.
The following must hold:
1. (Leader Uniqueness) In any execution, at most a single processor can return win.
2. (Solo Output) Any processor must return win in any execution in which it executes solo.
We note that this variant does not fully specify return values in contended executions – in
particular, under this definition, all processors may technically return lose if they are certain
that they are not in a solo execution – and does not require linearizability [21], so it is weaker
than test-and-set. Our results will apply to this weaker problem variant.
3 Lower Bound for Deterministic Algorithms
As a warm-up result, we provide a simple logarithmic lower bound for the solo step complexity
of leader election with SWMR registers. Specifically, the rest of this section is dedicated to
proving the following statement:
▶ Theorem 2. Any deterministic leader election protocol in asynchronous shared-memory
with SWMR registers has Ω(log n) worst-case solo step complexity.
3 Our analysis would also work in the absence of this requirement. However, it appears to be standard, and
it will simplify the presentation: it will allow us to sum, rather than integrate, over possible executions.
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3.1 Adversarial Strategy
We will specify the lower bound algorithmically, as an iterative procedure that the adversary
can follow to create a worst-case execution. More precisely, the adversarial strategy will
proceed in steps t ∈ {0, 1, . . . , n − 1} and will maintain two sets of processors at each step,
the available set Vt and the frozen set Ft. In addition, we maintain a prefix of the worst-case
execution, which we denote by Et.
Initially, all processors are in initial state, and placed in the pool of available processors
V0, while the set of frozen processors F0 is empty, and the worst-case execution E0 is empty
as well. In addition, we will associate a blame counter βt(i) to each available processor i,
initially 0. Intuitively, this represents the number of processors that were placed in the frozen
set because of i.
In each step t ≥ 0, we first identify the processor j whose blame count βt(j) is minimal
among processors from the available set Vt, breaking ties arbitrarily. We then execute the
sequence of solo steps αj of processor j, until we first encounter a write step wj of j to some
register rj which is read by some available processor k ∈ Vt in its solo execution. Note that
the step wj itself is not added to the execution prefix Et. Below, in Lemma 4, we will show
that such a write step by j must necessarily exist: otherwise, we could run j until it returns
win, without this fact being visible to any other processor in the available set.
Having identified this first write step wj by j, we “freeze” processor j exactly before wj ,
and place it in the frozen set at the next step, Ft+1, removing it from Vt+1. We then update
the worst-case execution prefix to Et+1 = Etαj . Finally, we increment the blame count by 1
for every processor k ∈ Vt+1 with the property that k reads from rj in its solo execution. At
this point, step t is complete, and we can move on to step t + 1. The process stops when
there are no more available processors.
3.2 Analysis
We begin by noting the following invariants, maintained by the adversarial strategy:
▶ Lemma 3. At the beginning of each step t, the adversarial strategy enforces the following:
1. All available processors i ∈ Vt are in their initial state;
2. The contents of all registers read by processors in Vt during their respective solo executions
are the same as in the initial configuration.
Proof. Both claims follow by the structure of the construction. The first claim follows since
the only processor which executes in any step t ≥ 0 is eliminated from Vt. The second claim
follows since, at every step t ≥ 0, we freeze the corresponding processor j before it writes to
any register read by any of the remaining processors in Vt+1. ◀
Notice that this result practically ensures that the execution prefix generated up to every
step t is indistinguishable from the initial configuration for processors in the available set
Vt. Next, we show that the strategy is well-defined, in the sense that the step processor wj
specified above must exist at each iteration of the strategy.
▶ Lemma 4. Fix a step t and let j be the chosen processor of minimal blame count βt(j).
Then there must exist a step wj in the solo execution of j which writes to some register rj
which is read by some available processor k ∈ Vt.
Proof. We will begin by proving a slightly stronger statement, that is, for any processor
k ∈ Vt, there must exist a register rkj which is written by j in its solo execution and read by
k in its solo execution. We will then choose rj to be the first such register written to by j in
its solo execution, and wj to be the corresponding write step.
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Assume for contradiction that there exists a processor k ∈ Vt, k ̸= j which does not read
from any registers written to by j in its solo execution. By Lemma 3, the current execution
is indistinguishable from a solo execution for j. Thus, if j runs solo from the prefix Et until
completion, j must return win. However, if k runs solo after j returns, k also must return
win, since it does not read from any register which j wrote to, and therefore, by Lemma 3,
it observes a solo execution as well. This contradicts the leader uniqueness property in the
resulting execution.
We have therefore established that every other processor k ∈ Vt must eventually read
from a register rkj written to by j in its solo execution. (Notice that these registers need not
be distinct with respect to processors.) Let wkj be the step where j first writes to rkj during
its solo execution. To ensure the requirements of the adversarial strategy, it suffices to pick
wj to be the first such step wkj , in temporal order, in j’s solo execution. ◀
We now return to the proof, and focus on the blame counts of available processors at any
fixed step t ≥ 0, (βt(i))i∈Vt . Define the potential Γt to be
∑
i∈Vt 2
βt(i) at time t.
Since i ∈ Vt and β0(i) = 0, for all processors i, we have that Γ0 = n. Next, we show that,
due to the way in which we choose the next processor to be executed, we can always lower
bound this potential by n.
▶ Lemma 5. For any step t ≥ 0, we have Γt ≥ n.
Proof. We will proceed by induction. The base step is outlined above. Fix therefore a step
0 ≤ t < n − 1 such that Γt ≥ n.
Again, let j ∈ Vt be the processor we freeze at step t. For each i ∈ Vt \ {j}, let gi be the
weight by which we incremented the blame count of processor i in this step. By Lemma 4.
we have that there exist i ∈ Vt \ {j} such that gi = 1. Further, since we chose to execute the
processor j with minimal blame count, we have that βt(j) ≤ βt(i). Let us now analyze the
difference
Γt+1 − Γt = 2βt(i)+gi − 2βt(i) − 2βt(j) = 2βt(i) − 2βt(j) ≥ 0.
Hence, Γt+1 ≥ Γt ≥ n, as required. ◀
To complete the proof of Theorem 2, let ℓ be the last remaining non-frozen processor before
the process completes, i.e. Vn−1 = {ℓ}. By Lemma 5, we have that Γn−1 = 2βn−1(ℓ) ≥ n,
which implies that βn−1(ℓ) ≥ log2 n. Further, notice that processor ℓ must have performed
at least βn−1(ℓ) distinct read operations: for every increment of βn−1(ℓ), there must exist a
unique processor i which wrote to some register rit from which ℓ reads in its solo execution.
Since we are assuming SWMR registers, the reads performed by ℓ must be also unique.
Hence, processor ℓ performs log2 n steps in a solo execution, implying an Ω(log n) solo step
complexity lower bound for the algorithm.
This strongly suggests that the tournament-tree approach is optimal for SWMR registers.
3.3 Discussion
Bounded Concurrent-Write Contention and Stalls. Second, it is interesting to observe
what happens to the above argument in the case of multi-writer registers. Let κ ≥ 1 be the
bound on the concurrent-write contention over any single register, in any execution, that
is, on the maximum number of processors which may be concurrently poised to write to a
register. Notice that the overall construction and the blaming mechanism would still work.
Therefore, the potential lower bound still holds, but in the proof of the last step, the different
steps taken by the last processor ℓ do not necessarily need to be distinct. Specifically, we
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note that a single read step by ℓ may be counted at most κ times, once for each different
processor which may be frozen upon its write to the corresponding register. The lower bound
is therefore weakened linearly in κ.
▶ Corollary 6. Any deterministic leader election protocol in asynchronous shared-memory
where at most κ ≥ 1 may be poised to write to a register concurrently has worst-case solo
step complexity (log n)/κ. Moreover, if the lower bound construction above implies (log n)/κ
worst-case step complexity for a processor, then there must exist an execution in which the
concurrent-write contention on some register is κ.
Recall that, when interpreted in the stall model of [13], having κ ≥ 2 processors poised
to write to a register at the same time implies (write-)stall complexity κ − 1 for one of the
processors. Thus, this last result implies a logarithmic multiplicative trade-off between the
worst-case step complexity of a protocol and its worst-case stall complexity.
Stronger Primitives. Third, we note that this approach can also be extended to deterministic
algorithms employing SWMR registers supporting read, and write, and additionally 2-
processor test-and-set objects. We can then apply the same freezing strategy, and note that
an access to a test-and-set object can only lead to freezing a processor and incrementing the
blame counter of another processor just once (otherwise there is a combined execution with
more than 2 processors accessing it). Hence, we still obtain a lower bound of log n solo step
complexity, i.e. that the tournament tree is the optimal strategy.
4 Lower Bound for Randomized Algorithms
We now shift gears and present our main result, which is a logarithmic expected-time lower
bound for randomized obstruction-free algorithms. Our approach in this case will be different,
as we are unable to build an explicit worst-case adversarial strategy. Instead, we will argue
about the expected length of executions by bounding the expected number of reads over
distinct registers required for algorithms to be correct. In turn, this will require a careful
analysis of the probability distribution over solo executions of a specific well-chosen structure.
We first focus on the SWMR case, and cover it exclusively in Sections 4.1 to 4.3. We will
then provide a generalization to MWMR registers under bounded concurrency in Section 4.4.
4.1 Preliminaries
Fix a processor p ∈ P. For each p, we define the set S(p) as the set of all possible solo
executions of p, and will focus on understanding the probability distribution over reads and
writes for executions in S(p). By the solo output property of the algorithm (Definition 1), all
these executions have to be finite in length. For any possible solo execution e of processor
p ∈ P , Pr[e] will be used to denote the probability that if we let run p run solo, it will execute
e and return. In particular,
∑
e∈S(p) Pr[e] = 1.
Let R denote the set of all registers which could be used by the algorithm over all solo
executions by some processor. Since the randomness provided to the algorithm is finite-
precision, the number of possible next steps in every configuration is countable and by the
spiral argument, R must be countable as well4. Fix a register r ∈ R; by definition, r is
read or written by some processor during some solo execution. Let A(r) be a set of all solo
executions which read from a register r:
4 Our argument works even when R isn’t countable, but this simplifies notation, e.g. discrete sums.




∣∣∃p ∈ P[e ∈ S(p) ∧ read(r) ∈ e]}.
We define the read potential ρ(r) to roughly count the sum of probabilities that a register is














∣∣∃p ∈ P[e ∈ S(p) ∧ write(r) ∈ e]}.










For the simplicity we assume that for any r ∈ R, γ(r) > 0 (or alternatively B(r) ̸= ∅).
Otherwise, the reads from r do not change the outcome of the solo executions, and we can
assume that they do not use r.
Further, for any given solo execution e ∈ S(p) of processor p, we define the trace of e,
T R(e), as the sequence of registers written by p during e, in the order in which they were
written, but omitting duplicate registers. For instance, if in execution e processor p wrote to
u1, then u2 followed by u1 again and finally u3, the trace would be u1, u2, u3 (notice that
registers are sorted by the order they are written to for the first time in e). Also, for each
register r ∈ R and solo execution e ∈ B(r), let ξr(e) be the index of register r in the trace of
e. That is, if T R(e) = ue1, ue2, . . . , ue|T R(e)|, then r = ueξr(e).
Our lower bound relies heavily on double-counting techniques. To familiarize the reader
with notation and provide some intuition, we isolate and prove the following simple properties
of traces. We fix an execution e, and the corresponding notation, as defined above.
▶ Lemma 7. Given the above notation, we have that
∑
r∈T R(e) ρ(r) ≥ n − 1.
Proof. Fix a processor p ∈ P . Recall that every processor q ∈ P \ {p} has to read from some
register which p writes to in its solo execution e. Otherwise, there is an interleaving of p’s
solo execution e, followed by q’s execution, which neither p nor q can distinguish from their
respective solo executions. Therefore, in this interleaved execution, p and q will both return
win, which leads to a contradiction.
This means that, for every solo execution eq ∈ S(q), there exists a register r ∈ T R(e),














Pr[eq] = n − 1. ◀
Before proving the next lemma, we provide an intuition from the deterministic set-
ting. For each processor p, assume that there exists ep ∈ S(p) such that Pr[ep] = 1
































γ(r) = ρ(r). (1)




















































Where in the second equality we simply rearranged the terms. ◀
Finally, we will need the following useful property.














































































4.2 The “Carefully-Normalized” Read Potential Lemma
Our lower bound is based on the following key lemma, which intuitively provides a lower
bound over the sum of the read potentials of registers written to in a solo execution e
by processor p. Importantly, the read potentials are carefully normalized by, roughly, the
probability that these registers are written to by other processors in some other executions.












The rest of this sub-section will be dedicated to proving this lemma. Specifically, we
prove the following two claims in the context of the theorem, i.e. for a fixed solo execution e
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j=1 ρ(uej) ≥ n − 1, completing the proof. ◁
Next, we prove the following extension:






















Both the left and right-hand sides of this expression contain the sum of probabilities of
certain solo executions. On the right hand side, (the probability of) any execution eq of
processor q ∈ P \ {p} can appear at most once. This is not necessarily true for the left hand
side due to the outer summation. Therefore, we only need to show that for any eq whose
probability Pr[eq] is included in the summation on the right hand side, Pr[eq] is also included
in the summation on the left hand side – in other words, there exists 1 ≤ j ≤ i − 1, such
that read(uej) ∈ eq.
We prove this fact by contradiction. Suppose processor q ∈ P \ {p} has a solo execution
eq ∈ S(q) such that register uei is written to during eq, but no register among ue1, . . . uei−1
are read (which are all registers written prior to uei in p’s solo execution e). Now consider a
combined execution of p and q, which consists of p running as in e until it becomes poised to
write register uei – crucially, please note that so far p has actually executed solo. From this
point, we consider processor q executing identically as it runs solo in execution eq. This is
possible because the only registers written to so far the system are ue1, . . . , uei−1, which q does
not read in eq. As a result, q will write to register uei , after which we can immediately allow
p to also write to uei . This implies that two processors write to the same register during the
same execution, and contradicting the SWMR property. ◁
Then, Lemma 10 follows by combining Claim 11, Claim 12 and the definition of trace.
4.3 Completing the Lower Bound Proof
We now finally proceed to proving the following theorem:
▶ Theorem 13. Any randomized leader election protocol in asynchronous shared-memory
with SWMR registers has ln n worst-case expected solo step complexity.
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Proof. We start by summing up inequalities given by Lemma 10 for all processors, and their
solo executions:





































eq∈S(q)∩B(r) Pr[eq] = γ(r) and Lemma 8 we get that













Note that ρ(r) is the lower bound on the expected number of total reads from register r.
Hence, since the expected number of total reads is at least n ln n, there must exist a processor
which performs at least ln n reads in expectation. ◀
4.4 Extension for Bounded Concurrent-Write Contention
We now extend our result to the case where the maximum number of processors which
may be poised to write concurrently to a register, which we defined as the concurrent-write
contention, is bounded. Specifically, suppose that, in any execution, at most κ ≥ 1 different
processors may be poised to write to the same register. We preserve the notation from the
previous section. Upon close examination, notice that Lemma 7 and Lemma 8 still hold in
this MWMR model, as well as Claim 11, since they do not employ the SWMR property. (By
contrast, Claim 12 no longer holds for κ > 1.) We therefore continue to use only the above
results.
We will prove a ln nκ2 lower bound on the expected solo step complexity, under the above
assumptions on κ. As before, let T R(e) = ue1, ue2, . . . , ue|T R(e)| be the trace of execution e.















Proof. The proof is similar to the proof of Theorem 13, but using Claim 11 directly instead
of Lemma 10. Specifically, we start by summing up the inequalities resulting from Claim 11
for all processors and solo executions:


























The last equality follows by re-arranging terms to be grouped by register instead of by
processor. Note that this is similar to the proof of Lemma 8. However, in this case the
resulting equation cannot be simplified further, since, unlike γ(uei ), the denominator term
1 +
∑i−1
j=1 ρ(uej) also depends on the execution e. ◀
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For any register r, we call the set of processors G a poise set for r if:
G contains g := |G| solo executions of different processors, i.e. G = {e1, e2, . . . , eg}, such
that r ∈ T R(ei), ei ∈ S(pi) and pi ̸= pj for i ̸= j.
Let e′i be the prefix of ei up to and including pi’s first write step to the register r.
There exists a combined execution e by processors p1, . . . pg, such that at the end of e
all processors pi have written to r. Moreover, e is indistinguishable from e′i to pi (i.e. pi
takes steps as in ei and does not read anything written by pj ̸=i until it writes to r).
As g processors can be poised to write to r in the combined execution, no poise set can have
size > κ.
▶ Lemma 15. Let E ⊆ B(r) be a set of solo executions. Let k be the maximum size of a
poise set for register r among executions in E. Then, there exists a subset of executions










Every poise set for register r among executions in E \ H(E) has size at most k − 1.




e∈E∩S(q) Pr[e], i.e. the sum of probabilities of











So, an execution e is included in H(E) if the sum of read potentials of registers written
prior to r in e is lower bounded by a term that depends on k. Notice that for k = 1 this is
analogous to the condition in Claim 12.
The parameter β satisfies the following useful property:















































where in (3) we have used that, from the definition of S,
∑
e∈S(pi) Pr[e] = 1.





















This proves the first part of the lemma. We prove the second part of the lemma by
contradiction. Suppose there is a poise set G = {e1, e2, . . . ek} for register r among executions
in E \ H(E), where ei is an execution of processor pi.
Consider any execution e′ ∈ E ∩ S(q) for q ̸∈ {p1, . . . , pk}. Execution e′ must read one
of the registers written during some time step before the point when r is written in ei.
Otherwise, e′, and more precisely, the prefix of e′ up to the write to r, can be added at the
end of G’s interleaved execution, implying that G ∪ {e′} would be a poise set of size k + 1
among executions in E, which does not exist by definition. Hence:
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Notice how this generalizes Claim 12: we can now apply the pigeonhole principle to |G| = k
terms on the left hand side. We get that for some i, ei ∈ H(E), giving the desired
contradiction, specifically, that G consists of executions from E \ H(E) only. This completes
the proof of the Lemma. ◀
We are now ready to prove the main result of this section.
▶ Theorem 16. Any randomized leader election protocol in asynchronous shared-memory has
ln n
κ2 worst-case expected solo step complexity, when κ is the maximum number of processors
which may be poised to write concurrently to the same register.
Proof. Fix a register r. We start by applying Lemma 15 to the set B(r) and the maximum
poise set size of κ. Let E1 be the resulting subset of executions H(B(r)), and k1 ≤ κ be
the maximum size of a poise set among executions in B(r) \ E1. Next, we apply Lemma 15
again to B(r) \ E1, and define E2 = H(B(r) \ E1), and k2 < k1 as the maximum size of a
poise set among executions in B(r) \ (E1 ∪ E2). The next application of Lemma 15 will be
to B(r) \ (E1 ∪ E2), defining E3 = H(B(r) \ (E1 ∪ E2)) and k3 < k2. We repeat the process
until some kℓ becomes 0, implying that the set of remaining executions B(r) \ (∪ℓ−1t=1Et) is
empty. Since 0 = kℓ < kℓ−1 < . . . ≤ κ, Lemma 15 will be applied at most κ times. Therefore

























as there are at most κ terms, each of which is upper bounded by κ, by Lemma 15.




κ2 . By the pigeonhole principle, some
processor must perform at least ln nκ2 reads in expectation, over its solo executions. ◀
5 A Complementary Upper Bound for Weak Leader Election
It is interesting to consider whether the lower bound approach can be further improved to
address the MWMR model under n-concurrent write contention. This is not the case for
the specific definition of the weak leader election problem we consider (Definition 1), and to
which the lower bound applies. To establish this, it suffices to notice that the classic splitter
construction of Lamport [25] solves weak leader election for n processes, in constant time, by
leveraging MWMR registers with maximal (concurrent) write contention n.
Please recall that this construction, restated for convenience in Figure 1, uses two MWMR
registers. Given a splitter, we can simply map the stop output to win, and the left and right
outputs to lose. In this case, it is immediate to show that the splitter ensures the following:
1. a processor will always return win in a solo execution, and
2. no two processes may return win in the same execution.
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Figure 1 The classic Lamport splitter [25], restated following [26, 6].
This matches the requirements of the weak leader election problem, but not of test-and-set
objects generally, as this algorithm has contended executions in which all processors return
lose, which is also impractical.
One may further generalize this approach by defining κ-splitter objects for κ ≥ 2, each of
which is restricted to κ participating processors (and thus also κ-concurrent write contention),
and then arranging them in a complete κ-ary tree. We can then proceed similarly to
tournament tree, to implement a weak leader election object. The resulting construction
has O(log n/ log κ) step complexity in solo executions, suggesting that the dependency on κ
provided by our argument can be further improved.
This observation suggests that the trade-off between step complexity and concurrent-write
contention/worst-case stalls outlined by our lower bound may be the best one can prove for
weak leader election, as this problem can be solved in constant time with MWMR registers,
at the cost of linear worst-case stalls. At the same time, it shows that lower bound arguments
wishing to approach the general version of the problem have to specifically leverage the fact
that, even in contended executions, not all processors may return lose.
6 Conclusion
Overview. We gave the first tight logarithmic lower bounds on the solo step complexity
of leader election in an asynchronous shared-memory model with single-writer multi-reader
(SWMR) registers, for both deterministic and randomized algorithms. We then extended
these results to registers with bounded concurrent-write contention κ ≥ 1, showing a trade-off
between the step solo complexity of algorithms, and their worst-case stall complexity. The
approach admits additional extensions, and is tight in the SWMR case. The impossibility
result is quite strong, in the sense that logarithmic time is required over solo executions of
processors, and for a weak variant of leader election, which is not linearizable and allows
processors to all return lose in in contended executions.
Future Work. The key question left open is whether sub-logarithmic upper bounds for
strong leader election / test-and-set may exist, specifically by leveraging multi-writer registers,
or whether the lower bounds can be further strengthened. Another interesting question
is whether our approach can be extended to handle different cost metrics, such as remote
memory references (RMRs).
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